ADCLK846 buffer equivalent, 6 lvds/12 cmos outputs low power clock fanout buffer.
Selectable LVDS/CMOS outputs Up to 6 LVDS (1.2 GHz) or 12 CMOS (250 MHz) outputs <16 mW per channel (100 MHz operation) 54 fs integrated jitter (12 kHz to 20 MHz) 100 fs .
Low jitter clock distribution Clock and data signal restoration Level translation Wireless communications Wired communic.
The ADCLK846 is a 1.2 GHz/250 MHz, LVDS/CMOS, fanout buffer optimized for low jitter and low power operation. Possible configurations range from 6 LVDS to 12 CMOS outputs, including combinations of LVDS and CMOS outputs. Two control lines are used to.
Image gallery
TAGS
Download